



Komparatoren




Realisierung ähnlich OPV, aber andere Zielsetzungen

- hohe Verstärkung
- geringer Offset
- sehr hohe slew rate
- keine Gegenkopplung \rightarrow Stabilität unwichtig

\rightarrow Folie ADCMP580



Ausgangspunkt: Differenzstufe



Maximierung des Anstieges \rightarrow Folie

Möglichkeiten:

- Erhöhung von g_m
- Erhöhung der R_c
- \Rightarrow mitgekoppelt



\rightarrow Folie Hysteresis

Problem: - kein U_{ref} -Eingang vorhanden
 U_{ref} wird durch Schaltungsdimensionierung bestimmt

- \hookrightarrow Erweiterung der Schaltung, generalisierter Komparator
- \hookrightarrow Folie generalisierter Komparator

Phase 1) $U_x > 0$, normaler Differenzverstärker arbeitet, $U_a = w(U_e - U_{ref})$

Phase 2) $U_a(0) = \frac{1}{\alpha} w(U_e - U_{ref})$

- mitgekoppelte Struktur aktiv
- Differenzverstärker deaktiviert

FEATURES

- 150 ps propagation delay
- 25 ps overdrive and slew rate dispersion
- 8 GHz equivalent input rise time bandwidth
- 100 ps minimum pulse width
- 35 ps typical output rise/fall
- 10 ps deterministic jitter (DJ)
- 200 fs random jitter (RJ)
- 2 V to +3 V input range with +5 V/-5.2 V supplies
- On-chip terminations at both input pins
- Resistor-programmable hysteresis
- Differential latch control
- Power supply rejection > 70 dB

APPLICATIONS

- Automatic test equipment (ATE)
- High speed instrumentation
- Pulse spectroscopy
- Medical imaging and diagnostics
- High speed line receivers
- Threshold detection
- Peak and zero-crossing detectors
- High speed trigger circuitry
- Clock and data signal restoration

GENERAL DESCRIPTION

The ADCMP580/ADCMP581/ADCMP582 are ultrafast voltage comparators fabricated on Analog Devices, Inc.'s proprietary XFCB3 Silicon Germanium (SiGe) bipolar process. The ADCMP580 features CML output drivers; the ADCMP581 features reduced swing ECL (negative ECL) output drivers; and the ADCMP582 features reduced-swing PECL (positive ECL) output drivers.

The three comparators offer 150 ps propagation delay and 100 ps minimum pulse width for 10 Gbps operation with 200 fs random jitter (RJ). Overdrive and slew rate dispersion is typically less than 25 ps.


FUNCTIONAL BLOCK DIAGRAM


Figure 1.



The ± 5 V power supplies enable a wide -2 V to +3 V input range with logic levels referenced to the CML/NECL/PECL outputs. The three inputs have 50 Ω on-chip termination resistors with the optional capability to be left open (on an individual pin basis) for applications requiring high impedance input.



The CML output stage is designed to directly drive 400 mV into 50 Ω transmission lines terminated to ground. The NECL output stages are designed to directly drive 400 mV into 50 Ω terminated to -2 V. The PECL output stages are designed to directly drive 400 mV into 50 Ω terminated to $V_{CC0} - 2$ V. High speed latch and programmable hysteresis are also provided. The differential latch input controls are also 50 Ω terminated to an independent V_{TT} pin to interface to either CML or ECL or to PECL logic.



The ADCMP580/ADCMP581/ADCMP582 are available in a 16-lead LFCSP package.

Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.









Track	Hold	Track	Hold	Track
-------	------	-------	------	-------

Mitkopplung:



Kleinsignalverhalten:



$$r_{BE} \parallel R_c = R$$

$$\textcircled{1} \quad g_m M_2 + \frac{M_1}{R} + C_1 \dot{u}_1 = 0$$

$$\textcircled{2} \quad g_m M_1 + \frac{M_2}{R} + C_2 \dot{u}_2 = 0$$

$$M_a = M_1 - M_2, \quad C_1 = C_2 = C$$

$$\hookrightarrow C R \dot{u}_a + (1 - g_m R) u_a = 0$$

$$u_a(t) = u_a(0) e^{at}$$

$$a = \frac{g_m R - 1}{R C}$$

$$g_m R < 1 \rightarrow u_a \rightarrow 0$$



$$g_m R > 1 \rightarrow u_a \rightarrow \pm \infty$$

praktisch Begrenzung durch ~~Stromquelle~~ Großsignalverhalten

je größer $u_a(t)$ ist, um so schneller bewegt sich die Schaltung vom Gleichgewichtszustand weg

→ Komparator schaltet schneller für große Differenzen ($U_{ic} - U_{ref}$)


Flie Trajektorie



High-speed dual-differential comparator/sense amp

NE521

TYPICAL PERFORMANCE CHARACTERISTICS



SL00245

Figure 4. Typical Performance Characteristics